Using Pin as a memory reference generator for multiprocessor simulation
نویسندگان
چکیده
منابع مشابه
Multiprocessor Memory Reference Generation Using
This paper presents Cerberus, an eÆcient system for simulating the execution of shared-memory multiprocessor programs on a uniprocessor workstation. Using EDS (execution driven simulation), it generates address traces which can be used to drive cache simulations on the y, eliminating the large disk space requirements needed by trace les. It is fast because it links the program to be traced toge...
متن کاملTechniques for Cache and Memory Simulation Using Address Reference Traces
Simulation using address reference traces is one of the primary methods for the performance evaluation of the memory hierarchy of computer systems. In this paper we survey the techniques used in such a simulation. In both the uniprocessor and shared-memory multiprocessor cases, the issues can be divided into trace collection, trace storage, and trace usage. Trace collection can employ several h...
متن کاملParallel Discrete Event Simulation on a Shared - Memory Multiprocessor
Many large-scale discrete event simulation computations for modeling telecommunication networks , computer systems, transportation grids, and a variety of other applications are excessively time consuming, and are a natural candidate for parallel execution. However, discrete event simulations are challenging to parallelize because cause-and-eeect relationships determine dependencies between sim...
متن کاملSimulation of Parallel Computer Systems on a Shared-Memory Multiprocessor
This paper describes an object oriented simulator model for parallel computer systems that is designed for a shared memory multiprocessor and uses the principle of execution driven simulation. We present and evaluate two alternatives for structuring the simulation. The first of these uses a single shared event list object and treats all processes uniformly. In the second, we represent the paral...
متن کاملDX-Gt: Memory Management and Crossbar Switch Generator for Multiprocessor System- on-a-Chip
As the number of transistors on a single chip increases rapidly, there is a productivity gap between the increasing number of available transistors and the design time. One solution to reduce this productivity gap is to increase the reusability of Intellectual Property (IP) cores. However, an IP core should be customized/configured before being used in a system different than the one for which ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: ACM SIGARCH Computer Architecture News
سال: 2005
ISSN: 0163-5964
DOI: 10.1145/1127577.1127586